{"id":1286,"date":"2025-06-09T23:40:00","date_gmt":"2025-06-09T23:40:00","guid":{"rendered":"http:\/\/localhost:8080\/sk-hynix-presents-future-dram-technology-roadmap-at-ieee-vlsi-2025\/"},"modified":"2026-07-29T14:53:48","modified_gmt":"2026-07-29T05:53:48","slug":"sk-hynix-presents-future-dram-technology-roadmap-at-ieee-vlsi-2025","status":"publish","type":"post","link":"https:\/\/news.skhynix.com\/en\/sk-hynix-presents-future-dram-technology-roadmap-at-ieee-vlsi-2025\/","title":{"rendered":"SK hynix Presents Future DRAM Technology Roadmap at IEEE VLSI 2025"},"content":{"rendered":"

News Highlights<\/strong><\/p>\n

\u00b7 SK hynix participates in IEEE VLSI symposium 2025 in Kyoto, Japan June 8-12<\/strong>
\n\u00b7 Considering switching to 4F\u00b2 VG platform from 10-nm level technology due to scaling limitation with current DRAM technology<\/strong>
\n\u00b7 Company to present long-term technological vision and work with industry to bring future of DRAM into reality<\/strong><\/div>\n

Seoul, June 10, 2025<\/strong><\/p>\n

SK hynix Inc. (or \u201cthe company\u201d, www.skhynix.com<\/a>) announced today that it presented a new DRAM technology roadmap for the next 30 years and the direction for a sustainable innovation at the IEEE VLSI symposium 2025*<\/span> held in Kyoto, Japan.<\/p>\n

*<\/span> IEEE VLSI (Institute of Electrical and Electronics Engineers Very Large Scale Integration) symposium: One of the most prestigious academic events in the field of semiconductor circuit and process technology, presenting academic achievement in next-generation semiconductor, AI, memory chip and packaging. The symposium is held in turn in United States and Japan annually.<\/p>\n

Cha Seon Yong, Chief Technology Officer (CTO) of SK hynix, delivered on June 10th a plenary session on \u201cDriving Innovation in DRAM Technology: Towards a Sustainable Future\u201d.<\/p>\n

In his speech, CTO Cha explained that it is increasingly difficult to improve performance and capacity with scaling through current technology platform*<\/span>. \u201cIn order to overcome such limitations, SK hynix will apply the 4F\u00b2 VG (Vertical Gate) platform and 3D DRAM technology to technologies of 10-nanometer level or below with innovation in structure, material and components,\u201d he said.<\/p>\n

*<\/span> Tech Platform: A technological framework that can be applied to various generations of products<\/p>\n

The 4F\u00b2*<\/span> VG*<\/span>platform is a next-generation memory technology that minimizes the cell area of DRAM and enables high-integration, high-speed and low-power through a vertical gate structure.<\/p>\n

*<\/span> 4F\u00b2: The area occupied by one cell, a unit to store data, is indicated as F2<\/sup>. F indicates the minimum feature size of a semiconductor. Therefore, 4F2<\/sup>\u00a0is an integration technology to put more cells in a chip which one cell occupies an area of 2F by 2F.
\n*<\/span> VG (Vertical Gate): A structure that a gate, which acts as a switch of a transistor, is vertically placed and surrounded by channels. Currently, it is a flat structure where a gate is laid horizontally on top of channels.<\/p>\n

Currently, 6F*<\/span> cells are common, but by applying 4F*<\/span> cell and wafer bonding technology that puts the circuit part below the cell area, cell efficiency and electrical characteristics can be improved.<\/p>\n

CTO Cha also introduced 3D DRAM as the main pillar for the future DRAM along with VG. CTO Cha said that although some in the industry warn of cost increase according to the number of layers stacked, it can be solved by constant technological innovation.<\/p>\n

Along with structural breakthrough, the company will also strive to find a new growth engine by sophisticating technologies of critical materials and components of DRAM to lay foundation for the next 30 years.<\/p>\n

\u201cUntil around 2010, DRAM technology was expected to face limitations at 20 nanometers, but with constant innovation, we have made it this far,\u201d said CTO Cha. \u201cSK hynix will continue to guide the future of long-term technological innovation to be a milestone for young engineers in the field of DRAM and maintain cooperation within the industry to bring future of DRAM into reality.\u201d<\/p>\n

On the last day of the event, Joodong Park, vice president who leads the Next Gen DRAM TF, will present his findings from a recent research on how VG and wafer bonding technology affect the electrical characteristics of DRAM.<\/p>\n

About SK hynix Inc.<\/strong><\/p>\n

SK hynix Inc., headquartered in Korea, is the world\u2019s top tier semiconductor supplier offering Dynamic Random Access Memory chips (\u201cDRAM\u201d) and flash memory chips (\u201cNAND flash\u201d) for a wide range of distinguished customers globally. The Company\u2019s shares are traded on the Korea Exchange, and the Global Depository shares are listed on the Luxembourg Stock Exchange. Further information about SK hynix is available at www.skhynix.com<\/a>, news.skhynix.com<\/a>.<\/p>\n

Media Contact<\/strong><\/p>\n

SK hynix Inc.
\nGlobal Public Relations<\/p>\n

Technical Leader<\/em>
\nKanga Kong, Minseok Jang, Sooyeon Lee
\nE-Mail: global_pr@skhynix.com<\/a><\/p>\n","protected":false},"excerpt":{"rendered":"

News Highlights Seoul, June 10, 2025 SK hynix Inc. (or \u201cthe company\u201d, www.skhynix.com) announced today that it presented a new DRAM technology roadmap for the next 30 years and the direction for a sustainable innovation at the IEEE VLSI symposium 20251 held in Kyoto, Japan. 1IEEE VLSI (Institute of Electrical and Electronics Engineers Very Large [\u2026]<\/p>\n","protected":false},"author":23,"featured_media":1285,"comment_status":"closed","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"_migrated_source_id":18976,"footnotes":"","_members_access_role":[],"_members_access_error":""},"categories":[4],"tags":[51,97,98],"class_list":["post-1286","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-press","tag-dram","tag-ieee-vlsi-symposium","tag-ieee-vlsi-symposium-2025"],"acf":[],"_links":{"self":[{"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/posts\/1286","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/users\/23"}],"replies":[{"embeddable":true,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/comments?post=1286"}],"version-history":[{"count":3,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/posts\/1286\/revisions"}],"predecessor-version":[{"id":10246,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/posts\/1286\/revisions\/10246"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/media\/1285"}],"wp:attachment":[{"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/media?parent=1286"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/categories?post=1286"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/tags?post=1286"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}