{"id":2036,"date":"2024-05-02T05:00:14","date_gmt":"2024-05-02T05:00:14","guid":{"rendered":"http:\/\/localhost:8080\/sk-hynix-presents-ai-memory-solutions-at-cxl-devcon-2024\/"},"modified":"2026-07-29T14:55:49","modified_gmt":"2026-07-29T05:55:49","slug":"sk-hynix-presents-ai-memory-solutions-at-cxl-devcon-2024","status":"publish","type":"post","link":"https:\/\/news.skhynix.com\/en\/sk-hynix-presents-ai-memory-solutions-at-cxl-devcon-2024\/","title":{"rendered":"SK hynix Presents CXL Memory Solutions Set to Power the AI Era at CXL DevCon 2024"},"content":{"rendered":"
\n
\n
\n\t\"\"

<\/p><\/div><\/a><\/div>\n<\/div>\n

\n\t\"\"

<\/p><\/div><\/a><\/div>\n<\/div>\n<\/div>\n

<\/div>
<\/div>
<\/div><\/div><\/div>\n\n

\u25b2 SK hynix\u2019s booth at CXL DevCon 2024<\/p>\n

SK hynix participated in the first-ever Compute Express Link Consortium Developers Conference (CXL DevCon) held in Santa Clara, California from April 30\u2013May 1. Organized by a group of more than 240 global semiconductor companies known as the CXL Consortium<\/span><\/a>, CXL DevCon 2024 welcomed a majority of the consortium\u2019s members to showcase their latest technologies and research results.<\/p>\n

CXL is a technology that unifies the interfaces of different devices in a system such as semiconductor memory, storage, and logic chips. As it can increase system bandwidth and processing capacity, CXL is receiving attention as a key technology for the AI era in which high performance and capacity are essential.<\/p>\n

Under the slogan \u201cMemory, The Power of AI,\u201d SK hynix showcased a range of CXL products at the conference that are set to strengthen the company\u2019s leadership in AI memory technology.
\n

\n
\n
\n\t\"\"

<\/p><\/div><\/a><\/div>\n<\/div>\n

\n\t\"\"

<\/p><\/div><\/a><\/div>\n<\/div>\n<\/div>\n

<\/div>
<\/div>
<\/div><\/div><\/div>\n<\/p>\n

\u25b2 CMM-DDR5 increases system bandwidth and capacity<\/p>\n

During a performance demonstration, CXL Memory Module-Double Data Rate 5 (CMM-DDR5* <\/sup>) expanded system bandwidth by up to 50% and capacity by up to 100% compared to systems equipped with only DDR5 DRAM. Additionally, SK hynix emphasized the benefits of a software that supports CMM-DDR5 called the Heterogeneous Memory Software Development Kit (HMSDK)* <\/sup>. When equipped in systems with both CMM-DDR5 and standard DRAM modules, HMSDK can significantly enhance a system\u2019s capability by relocating data to the appropriate memory device based on frequency of use.<\/p>\n

* <\/sup>Double Data Rate 5 (DDR5): A server DRAM that effectively handles the increasing demands of larger and more complex data workloads by offering enhanced bandwidth and power efficiency compared to the previous generation, DDR4.
\n* <\/sup>Heterogeneous Memory Software Development Kit (HMSDK): A software development kit specially designed to support CXL memory, a next-generation memory system based on the CXL open industry standard.<\/p>\n

\n
\n
\n\t\"\"

<\/p><\/div><\/a><\/div>\n<\/div>\n

\n\t\"\"

<\/p><\/div><\/a><\/div>\n<\/div>\n<\/div>\n

<\/div>
<\/div>
<\/div><\/div><\/div>\n\n

\u25b2 Niagara 2.0 allows multiple hosts to share capacity<\/p>\n

SK hynix also displayed Niagara 2.0, a solution that connects multiple CXL memories together to allow numerous hosts such as CPUs and GPUs to optimally share their capacity. This eliminates idle memory usage while reducing power consumption.<\/p>\n

Compared with the previous generation Niagara 1.0 which only allowed systems to share capacity with one another, Niagara 2.0 also enables the sharing of data. In turn, this reduces inefficiencies such as redundant data processing and, therefore, improves overall system performance. As a result, these CXL products are expected to be used in AI and high-performance computing (HPC) systems in the future.<\/p>\n

\"Wonha<\/p>\n

\u25b2 Wonha Choi speaking about the present and future of CXL technology<\/p>\n

During the presentation session at the conference, SK hynix\u2019s Distinguished Engineer Wonha Choi of the Next-Gen Memory & Storage team gave a talk titled \u201cEnabling CXL Memory Module, Exploring Memory Expansion Use Cases & Beyond\u201d. The presentation covered the background of CXL\u2019s adoption through to the technology\u2019s components, research cases and performance, and anticipated applications in the future.<\/p>\n

Following its participation at CXL DevCon 2024, SK hynix plans to strengthen its AI memory leadership by advancing CXL technology for its expanding product lineup.<\/p>\n","protected":false},"excerpt":{"rendered":"

SK hynix\u2019s booth at CXL DevCon 2024 \u00a0 SK hynix participated in the first-ever Compute Express Link Consortium Developers Conference (CXL DevCon) held in Santa Clara, California from April 30\u2013May 1. Organized by a group of more than 240 global semiconductor companies known as the CXL Consortium, CXL DevCon 2024 welcomed a majority of the [\u2026]<\/p>\n","protected":false},"author":23,"featured_media":2028,"comment_status":"closed","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"_migrated_source_id":14948,"footnotes":"","_members_access_role":[],"_members_access_error":""},"categories":[5],"tags":[12,14,154,155,1319,157,192],"class_list":["post-2036","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-tech-and-ai","tag-ai","tag-ai-memory","tag-cmm-ddr5","tag-cxl","tag-cxl-devcon","tag-ddr5","tag-hmsdk"],"acf":[],"_links":{"self":[{"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/posts\/2036","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/users\/23"}],"replies":[{"embeddable":true,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/comments?post=2036"}],"version-history":[{"count":3,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/posts\/2036\/revisions"}],"predecessor-version":[{"id":11691,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/posts\/2036\/revisions\/11691"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/media\/2028"}],"wp:attachment":[{"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/media?parent=2036"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/categories?post=2036"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/news.skhynix.com\/en\/wp-json\/wp\/v2\/tags?post=2036"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}